

Communication System Design for Software Defined Radio

Mike McLernon

Manager, Communications Development The MathWorks June 15, 2006





Outline

Overview of Software Defined Radio (SDR)

- Working Definition of SDR
- MathWorks Activities in SDR
- Design Flows for SDR Development

MathWorks Tools for SDR Designs

- Demo: SDR Reference Waveform FM3TR
 - Simulations
 - Fixed-Point System Design
 - Automatic Code Generation
- Example Design Flows for Target Platforms

Conclusion



A Working Definition of SDR

- SDR is a collection of hardware and software technologies that enable reconfigurable system architectures for wireless networks and user terminals.
- Embedded, portable, reusable software
 - Across diverse software and hardware platforms
 - Across teams, projects, and in time
 - For multistandard support
 - For reduction of development cost and time
- Defense industry driving the technology via JTRS




MATLAB[®] & SIMULINK[®]

The MathWorks Activities in SDR

- Active member of the SDR Forum since 2002
- Participation in work groups:
 - Design Process and Tools
 - Hardware Abstraction Layer
 - Commercial Technology
- Delivered workshops on code portability and embeddable transceiver code generation






www.mathworks.co



Design Flows for SDR Development




Traditional Design Flow





MATLAB[®] SIMULINK[®]

Waveform Design (by SDR Forum Tools Work Group)






MATLAB[®] SIMULINK[®]

Overview of Model-Based Design

Links to paper-based specs



Floating point to Fixed point

Import your own custom code



BAE Systems Achieves 80% Reduction in Software-Defined Radio Development Time with Model-Based Design

The Challenge

The MathWorks

To develop a military standard SDR waveform for satellite communications

The Solution

Use Simulink and Xilinx System Generator to rapidly design, debug, and automatically generate code for an SDR signal processing chain

The Results

- Project development time reduced by 80%
- Problems found and eliminated faster
- Clocking and interfacing simplified



"Using Simulink and Xilinx System Generator we designed and developed the signal processing chain of the SDR and achieved a 10-to-1 reduction in development time." Dr. David Haessig,

TI Code Composer Studio[™]

- XMI Profile Generation
- BAE expertise in SCA
- Virginia Tech Glue Code Development


The MathWorks

MATLAB[®] SIMULINK[®]

Develop glue code and wrappers that encapsulate signal processing code and interface it to SCA core framework

One SCA Rapid Development Project

- Automatic code generation using MathWorks Real-Time Workshop[®] and Xilinx System Generator[™]
- Zeligsoft CE for Automatic







Demo: SDR Reference Waveform – FM3TR



FM3TR Reference Waveform

 Future Multiband, Multiwaveform, Modular, Tactical Radio Waveform (Reference waveform for SDR Forum)

Frequency range	30-400 kHz
Channel spacing	25 kHz
Modulation type	CPFSK
Modulation rate	25 kbps
Frequency hopping	250-500 hops/second
Framing, packetization	Switched, packet
CVSD voice coder	16 kbps
Coding	Reed-Solomon




The MathWorks FM3TR Software Defined Radio Example

- Design, simulation, performance analysis
- Fixed-point analysis
- Automatic code generation
- Flexible system partitioning into components



Software Defined Radio Example





Fixed-Point System Design



Outputs the complex fast Fourier transform (FFT) of a real or complex input by computing radis-

? ×

Fixed-Point Design in Simulink[®]

- Simulink Fixed Point
 - Enables fixed-point support in:
 - Simulink
 - Signal Processing Blockset
 - Stateflow[®]
- Fixed-point settings at:
 - Block level
 - Subsystem level
 - Model level
- Control over
 - Inputs
 - Outputs
 - Internal values

	decimation in time [DIT] or decimation in trequency [DIF], depending on block options. Uses half-length and double-signal algorithms for real inputs where possible. Computes the FFT along the vector dimension for sample-based vector inputs, which must have a power-of-2 length. Computes the FFT along each column for all other inputs, where the columns must be a power-of-2 length. Settings on the "Fixed-point" pane only apply when block inputs are fixed-point signals.						
	Main Firedpoint						
	- Fixed point operational parameters						
	Rounding mode: Floor Overflow mode: Wrap						
	Skip divide-by-two on butterly outputs for fixed-point signals						
	Fixed point data types						
	Mode Signed Word length Fraction length						
	Sine table Specify word length ves 16 15						
Block Parameters: Product	Product output Binary point scaling yet 32 30						
Product	Accumulator Binary point scaling yes 32 30						
Multiply or divide inputs. Choose elen	Output Binary point scaling 💌 jets 16 15						
following: a) * or / for each input port (e.g., **/*) -	Lock scaing against changes by the autoscaing tool						
b) scalar specifies the number of input							
Scalar value of '1' for element-wise pr	OK Cancel Help Apply						
to be multiplied. If <i>l</i> is specified with matrix product, or	npate me inverse or me corresponding input.	i					
n 7 is specified with matrix product, con	ipate the inverse of the conesponding input.						
fain Signal data types							
Require all inputs to have same data	type						
utput data type mode: Specify via dia	log 📃 📘						
utput data type (e.g. sfix(16), uint(8), flo	oat('single')):						
fix(16)							
utput scaling value (Slope, e.g. 2^-9 or	(Slope Bias), e.g. [1.25 3]):						
2^0							
Lock output scaling against changes	by the autoscaling tool						
ound integer calculations toward: Ne	arest						
Saturate on integer overflow							
<u>D</u> K	Cancel Help Apply						

Block parameters: FF1




Tool: Fixed-Point Settings


📣 Fixed-Point Settings - fr	m3tr_fixpt_ds	p/Receiver/	MSK Demo	dulator1		<u> </u>
▶ III = 🗮						لا ^ر
Select current system:	+ MSK	Demodulat	orl		Open	System
_Fixed-Point settings for blocks	s in the current :	svstem				
Logging mode:	Min, max and o		7	Controlled by: fm3	tr_fixpt_dsp	
Data type override:	Use local settin	ngs	•			
_Simulation data logged for cur	rrent system					
Block Name:	,	Min	Max	Data T y pe	Scaling	
Matrix Sum : Accumul Matrix Sum : Output Addl Product1 Data Type Conversion Matrix Sum1 : Accumu Matrix Sum1 : Output Add2 Data Type Conversion Data Type Conversion Data Type Conversion	nl ulator n2 n3	-69.2 SATURATI -32 -64 -14.13 -13.23 -69.88 -66.88 -102.8 -64 -102.8	61.39 DN occurr 32 64 13.99 13.99 75.37 75.37 107.7 64 107.7	S32 S16 S32 S32 S16 S32 S16 S32 S16 S32 S16 S32 S16 S16 S16	V=Q*2^-11 V=Q*2^-10 V=Q*2^-24 V=Q*2^-26 V=Q*2^-11 V=Q*2^-8 V=Q*2^-8 V=Q*2^-8 V=Q*2^-8 V=Q*2^-8	▲ ▼
Autoscale current system				1		
Sarcey margin.	0.0	Autoscale	BIOCKS			
					Close	Help



Fixed-Point Design Aids



- Model annotation
- Histogram techniques





Automatic Code Generation

MATLAB[®] & SIMULINK[®]

Code Generation from Models

 Target generic C-programmable devices

Fhe MathWorks

- Production Code for embedded systems
 - ROM size, RAM size, Execution
 Speed: Comparable with optimized handwritten code
 - Compact ERT code format ANSI and ISO floating-point libraries
 - Customized main program: deploy on target with or without OS
 - Supports user-defined data objects and S-functions
 - Detailed HTML Reports

MIL_STD_188_110B2	*		d l
File Edit View Simulation			2
D 😂 🖬 🎒 🐰 🕻		👂 🛗 🔰 🖬 全 🛞	
	Simulink debugger		-
Bernoulli Bernoulli	Look-up table editor Binary Data class designer	plication Example: This model implements the	
Bernoulli Binary Generato	Model discretizer	xed-Frequency HF Radio Waveform as specified in MIL-STD-188-1108 5.3	
[240×1]	Model differences		
	Profiler	Symbol Rate	
	Coverage settings	after interleaver fetoh Symbol Rate	
240x1] Data F		Options after Channel Probe 141 3 12 12	
	External mode control panel	Build Subsystem	
Rate 1/2		Generate S-Function	
[240/1] Encod		Inknown Data Known Data (120x1) Scrambler (19x1) MOVM (10x1)	
Rate 1/2 FEC	Report generator Requirements management interface	Symbol Formation80x1 Strambler Houring Strambler Houring Channel	
Using a config	urable	Scrambler Medulator	
	vitch to [480x1]	Channel Probe [20]1] Frown rand Seq [10x1] Randomizing	
support bit rep depending on d		Known Data Generator	
	andreneoder	TX Data Sequence Randomizing Generator	
1240x11 E MIL	STD_188_110B.c - WordPad		_ 🗆 🗵
Ele Ed	it <u>V</u> iew Insert F <u>o</u> rmat <u>H</u> elp ØSend		
			-
	eal-Time Workshop code generation	for Simulink model "MIL_STD_188_110B.mdl".	-
FE # 1	Model Version Weal-Time Workshop file version	: 1.358 : 5.0 \$Date: 2002/05/30 19:21:33 \$	
<u>a</u> = 1	Real-Time Workshop file generated o		
Kate *	LC version	: 5.0 (Jun 18 2002)	
*/	source code generated on	: Wed Jul 09 16:36:46 2003	
	:lude <math.h> :lude <string.h></string.h></math.h>		
	lude "MIL_STD_188_110B.h"		
#ind	lude "MIL_STD_188_110B_private.h"		
/* 1	lock signals (auto storage) */		
	kIO rtB;		
	lock states (auto storage) */ ork rtDWork;		
	Parent Simstruct */	<i>n</i> .	
	ic rtModel_MIL_STD_188_110B model_ del MIL STD 188 110B *const rtM MI		
	outputs for atomic system: ' <s38>/S MIL STD 188 110B Scatte a(void)</s38>	Scatter Rendering' */	
(. http://b_itob_itob_scacce_a(voia)		
	DataTypeConversion: '<547>/Data 7	Type Conversion.	
	Regarding ' <s47>/Data Type Conve</s47>	ersion':	
	No conversion required		
	1/		
	int_T i1;		
		Transa (0).	
	const real_T *u0 = &rtB.Reshape_ir	nco_iraces_a[o];	
For Help,	press F1		NUM //



Code Optimization Options

The MathWorks

🙀 Configuration Param	eters: fm3tr_cpfsk_rimoldi_fxp_19REF_speech/Configuration				
Select:	Simulation and code generation				
Solver Data Import/Export Optimization	✓ Block reduction optimization ✓ Conditional input branch execution ✓ Implement logic signals as boolean data (vs. double). ✓ Signal storage reuse				
 Diagnostics Sample Time Data Integrity Conversion 	Configure Application lifespan (days) Code generation				
- Connectivity - Compatibility - Model Referencing - Hardware Implement - Model Referencing - Real-Time Workshop	Parameter structure: Hierarchical Signals Image: Signals				
Comments Symbols Custom Code Debug Interface Templates	Eliminate superfluous temporary variables (Expression folding) Loop unrolling threshold: 5 Data initialization Iv Remove root level I/O zero initialization Iv Remove root level I/O zero initialization Iv Remove internal state zero initialization Iv Optimize initialization code for model reference				
L. Data Placement	Integer and fixed-point Remove code from floating-point to integer conversions that wraps out-of-range values Remove code that protects against division arithmetic exceptions Stateflow Use bitsets for storing state configuration Minimize array reads using temporary variables Use bitsets for storing boolean data				
	<u>QK</u> <u>Cancel</u> <u>H</u> elp <u>A</u> pply				



MATLAB[®] SIMULINK[®]

Code Customization Options


	3tr_fixpt_dsp/Configuration	-			
lect Ove	erall control	-			
Solver Data Import/Export	Include comments		onfiguration Parameters	ers: Im3t - livet. dse/Confinuration	X
Solver Data Import/Export Optimization Obigonofics - Sangle Time - Data Validity - Type Convention - Connectivity - Compatibility - Compatibility - Compatibility - Compatibility - Convention - Connectivity - Convention - Connectivity - Symbols - Convention - Conven	Include comments o generated comments Simulark block comments Simulark block descriptions Simulark block Simulark bl		set: Solver Data Import/Export Disgnotifics - Sample Time - Data Valdily - Type Convection - Convectivity - Convectivity - Convectivity - Convectivity - Model Referencing Hardware Implementation Model Referencing Real Time Workshop - Comments - Convection - Convectivity - Convectivit	Memory sections for model functions and subsystem defaults Initialize/Terminate: Default Execution: Default Constants: Default Initernal default: Default Initernal default Default Parameters: Default	



Example Design Flows for Target Platforms




DSP Design Flow





FPGA Design Flows





Conclusion

Model-Based Design is a crucial methodology for successful design of Software Defined Radios

- Simulations
- Fixed-point design
- Code generation
- Deployment into diverse hardware and software platforms
- Integration with SCA tools